VHDL Implementation of Asynchronous Decade Counter – Processing Grid
CD4017 - A Decade Counter with Decoded Output
5-Decade Counter with Multiplexed Output - Engineering Projects
Decade Counter (BCD Counter). Introduction A counter which is reset at the 10 th clock pulse is called decade counter. The decade counter is otherwise. - ppt download